Papoutsakis, S. and Mansouri, N. (2021) “A Higher-Level Synthesis Tool for Rapid-Prototyping of Verilog RTL Designs from FSMD Specifications”, Journal of Student Research. Houston, U.S, 10(4). doi: 10.47611/jsr.v10i4.1440.