PAPOUTSAKIS, S.; MANSOURI, N. A Higher-Level Synthesis Tool for Rapid-Prototyping of Verilog RTL Designs from FSMD Specifications. Journal of Student Research, v. 10, n. 4, 30 Nov. 2021.